

512 K (32 K × 16) Static RAM

Features

■ Pin- and function-compatible with CY7C1020CV33

■ Temperature Ranges

☐ Commercial: 0 °C to 70 °C ☐ Industrial: –40 °C to 85 °C ☐ Automotive: –40 °C to 125 °C

■ High speed
□ t_{AA} = 10 ns

■ CMOS for optimum speed/power

■ Low active power □ 325 mW (max)

■ Automatic power-down when deselected

■ Independent control of upper and lower bits

■ Available in Pb-free and non Pb-free 44-pin TSOP II package

Functional Description

The CY7C1020CV33 is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins $(I/O_1$ through $I/O_8)$, is written into the location specified on the address pins $(A_0$ through $A_{14})$. If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins $(I/O_9$ through $I/O_{16})$ is written into the location specified on the address pins $(A_0$ through $A_{14})$.

Reading from the device is accomplished by taking Chip Enable $(\overline{\text{CE}})$ and Output Enable $(\overline{\text{OE}})$ LOW while forcing the Write Enable $(\overline{\text{WE}})$ HIGH. If Byte Low Enable $(\overline{\text{BLE}})$ is LOW, then data from the memory location specified by the address pins will appear on I/O₁ to I/O₈. If Byte High Enable $(\overline{\text{BHE}})$ is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_1$ through I/O $_{16}$) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1020CV33 is available in standard 44-pin TSOP Type II package.

Logic Block Diagram







Contents

Selection Guide	
Pin Configuration	3
Pin Definitions	
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	6
Switching Characteristics	7
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	

Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	16




Selection Guide

Description	-10	-12	-15	Unit	
Maximum Access Time		10	12	15	ns
Maximum Operating Current	Commercial/Industrial	90	85	80	mA
	Automotive	-	_	85	mA
Maximum CMOS Standby Current	Commercial/Industrial	5	5	5	mA
	Automotive	-	-	10	mA

Pin Configuration

Figure 1. 44-pin TSOP Type II pinout (Top View) [1]



Note

^{1.} NC pins are not connected on the die.



Pin Definitions

Pin Name	Pin Number	I/O Type	Description
A ₀ -A ₁₄	5, 4, 3, 2, 18, 44, 43, 42, 27, 26, 25, 24, 21, 20, 19	Input	Address Inputs used to select one of the address locations.
I/O ₁ –I/O ₁₆	7–10, 13–16, 29–32, 35–38	Input/Output	Bidirectional Data I/O lines . Used as input or output lines depending on operation.
NC	1, 22, 23, 28	No Connect	No Connects. Not connected to the die.
WE	17	Input/Control	Write Enable Input, active LOW. When selected LOW, a Write is conducted. When deselected HIGH, a Read is conducted.
CE	6	Input/Control	Chip Enable Input, active LOW . When LOW, selects the chip. When HIGH, deselects the chip.
BHE, BLE	40, 39	Input/Control	Byte Write Select Inputs, active LOW. $\overline{\rm BHE}$ controls I/O ₁₆ –I/O ₉ , $\overline{\rm BLE}$ controls I/O ₈ –I/O ₁ .
ŌĒ	41	Input/Control	Output Enable, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins.
V _{SS}	12, 34	Ground	Ground for the device . Should be connected to ground of the system.
V _{CC}	11, 33	Power Supply	Power Supply inputs to the device.

Page 5 of 16



Maximum Ratings

Current into outputs (LOW)	
Static discharge voltage	
(per MIL-STD-883, method 3015)> 2001 V	,
Latch-up current> 200 mA	

Operating Range

Range	Ambient Temperature	V _{CC}		
Commercial	0 °C to +70 °C	$3.3~V\pm10\%$		
Industrial	–40 °C to +85 °C	$3.3~\textrm{V}\pm10\%$		
Automotive	–40 °C to +125 °C	3.3 V ± 10%		

Electrical Characteristics

Over the Operating Range

Douguestau	Description	Test Conditions		-10		-12		-15		11!4
Parameter	Description			Min	Max	Min	Max	Min	Max	Unit
V _{OH}	Output HIGH voltage	V _{CC} = Min, I _{OH} = -	-4.0 mA	2.4	_	2.4	_	2.4	_	V
V _{OL}	Output LOW voltage	$V_{CC} = Min, I_{OL} = 8$	3.0 mA	-	0.4	-	0.4	-	0.4	V
V _{IH}	Input HIGH voltage			2.0	V _{CC} + 0.3	2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V _{IL}	Input LOW voltage [2]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input leakage current $GND \le V_1 \le V_{CO}$		Commercial / Industrial	-1	+1	– 1	+1	-1	+1	μА
			Automotive	_	_	_	_	-20	+20	μΑ
I _{OZ}	Output leakage current	$\begin{aligned} &GND \leq V_I \leq V_{CC}, \\ &Output\ Disabled \end{aligned}$	Commercial / Industrial	-1	+1	– 1	+1	-1	+1	μА
			Automotive	_	_	_	_	-20	+20	μΑ
I _{CC}	V _{CC} operating supply current	$V_{CC} = Max,$ $I_{OUT} = 0 \text{ mA},$	Commercial / Industrial	-	90	-	85	-	80	mA
		$f = f_{MAX} = 1/t_{RC}$	Automotive	_	-	_	_	_	85	mA
I _{SB1}	Automatic CE power-down current – TTL Inputs	Max V _{CC} , CE ≥ V _{IH} ,	Commercial / Industrial	-	15	-	15	-	15	mA
		$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$	Automotive	-	_	-	_	_	20	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	$\frac{\text{Max V}_{\text{CC}},}{\text{CE} \ge \text{V}_{\text{CC}} - 0.3 \text{ V},}$	Commercial / Industrial	-	5	-	5	-	5	mA
		$V_{IN} \ge V_{CC} - 0.3 \text{ V},$ or $V_{IN} \le 0.3 \text{ V},$ f = 0	Automotive	-	_	-	_	_	10	mA

Note

Document Number: 38-05133 Rev. *I

^{2.} $V_{IL}(min) = -2.0 \text{ V}$ and $V_{IH}(max) = V_{CC} + 0.5 \text{ V}$ for pulse durations of less than 20 ns.



Capacitance


Parameter [3]	Description	Test Conditions	Max	Unit	
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	8	pF	
C _{OUT}	Output capacitance		8	pF	

Thermal Resistance

Parameter [3]	Description	Test Conditions	44-pin TSOP-II	Unit
Θ_{JA}	,	Test conditions follow standard test methods and procedures for measuring thermal impedance, per	76.92	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	EIA/JESD51.	15.86	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms [4]



Notes

- Tested initially and after any design or process changes that may affect these parameters.
 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.



Switching Characteristics

Over the Operating Range

D (5)	Dog animation		10	-	12	-15		11!4
Parameter [5]	Description	Min	Max	Min	Max	Min	Max	Unit
Read Cycle			•	•	•	1	•	
t _{RC}	Read cycle time	10	_	12	_	15	_	ns
t _{AA}	Address to data valid	_	10	_	12	_	15	ns
t _{OHA}	Data hold from address change	3	_	3	_	3	_	ns
t _{ACE}	CE LOW to data valid	-	10	-	12	_	15	ns
t _{DOE}	OE LOW to data valid	_	5	-	6	_	7	ns
t _{LZOE}	OE LOW to low Z ^[6]	0	_	0	_	0	_	ns
t _{HZOE}	OE HIGH to high Z ^[6, 7]	-	5	-	6	_	7	ns
t _{LZCE}	CE LOW to low Z ^[6]	3	_	3	_	3	_	ns
t _{HZCE}	CE HIGH to high Z ^[6, 7]		5	-	6	_	7	ns
t _{PU} ^[8]	CE LOW to power-up	0	_	0	_	0	_	ns
t _{PD} ^[8]	CE HIGH to power-down	-	10	-	12	_	15	ns
t _{DBE}	Byte enable to data valid	-	5	-	6	_	7	ns
t _{LZBE}	Byte enable to low Z	0	_	0	_	0	-	ns
t _{HZBE}	Byte disable to high Z	-	5	-	6	-	7	ns
Write Cycle ^[9]								
t _{WC}	Write cycle time	10	_	12	_	15	_	ns
t _{SCE}	CE LOW to write end	8	_	9	_	10	-	ns
t _{AW}	Address set-up to write end	7	_	8	_	10	-	ns
t _{HA}	Address hold from write end	0	_	0	_	0	-	ns
t _{SA}	Address set-up to write start	0	_	0	_	0	-	ns
t _{PWE}	WE pulse width	7	_	8	_	10	_	ns
t _{SD}	Data set-up to write end	5	_	6	_	8	_	ns
t _{HD}	Data hold from write end		_	0	_	0	_	ns
t _{LZWE}	WE HIGH to low Z ^[6] 3 –		3	_	3	_	ns	
t _{HZWE}	WE LOW to high Z ^[6, 7]	_	5	-	6	_	7	ns
t _{BW}	Byte enable to end of write	7	_	8	_	9	_	ns

Notes

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.

6. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.

7. t_{HZCE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage.

8. This parameter is guaranteed by design and is not tested.

9. The internal Write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE/BLE LOW. CE, WE and BHE/BLE must be LOW to initiate a Write, and the transition of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.



Switching Waveforms

Figure 3. Read Cycle No. 1 [10, 11]





Figure 4. Read Cycle No. 2 (OE Controlled) [11, 12]



Notes

10. <u>De</u>vice is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> = V_{IL}.

11. <u>WE</u> is HIGH for Read cycle.

12. Address valid prior to or coincident with <u>CE</u> transition LOW.



Switching Waveforms (continued)

Figure 5. Write Cycle No. 1 (CE Controlled) [13, 14]





Figure 6. Write Cycle No. 2 (BLE or BHE Controlled)




^{13.} Data I/O is high impedance if OE or BHE and/or BLE = V_{IH}.

14. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 3 (WE Controlled, OE LOW)





Truth Table


CE	OE	WE	BLE	BHE	I/O ₁ –I/O ₈	I/O ₉ –I/O ₁₆	Mode	Power
Н	Χ	Х	Х	Х	High Z	High Z	Power-down	Standby (I _{SB})
L	L	Н	L	L	Data out	Data out	Read – All bits	Active (I _{CC})
			L	Н	Data out	High Z	Read – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data out	Read – Upper bits only	Active (I _{CC})
L	Х	L	L	L	Data in	Data in	Write – All bits	Active (I _{CC})
			L	Н	Data in	High Z	Write – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data in	Write – Upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, outputs disabled	Active (I _{CC})



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C1020CV33-15ZSXE	51-85087	44-pin TSOP Type II (Pb-free)	Automotive
	CY7C1020CV33-15ZSXET	51-85087	44-pin TSOP Type II (Pb-free)	Automotive


Ordering Code Definitions





Package Diagrams

Figure 8. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 *E



Acronyms

Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
CE	Chip Enable			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small-Outline Package			
TTL	Transistor-Transistor Logic			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
mA	milliampere		
mW	milliwatt		
ns	nanosecond		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Document Title: CY7C1020CV33, 512 K (32 K × 16) Static RAM Document Number: 38-05133						
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	109428	12/16/01	HGK	New data sheet.		
*A	115045	05/30/02	HGK	I _{CC} and I _{SB1} data modified		
*B	117615	08/14/02	DFP	Pin 1= NC Pin 18 = A4; remove SOJ package option; remove 8ns option.		
*C	262949	See ECN	RKF	Added Automotive Specs to Data sheet		
*D	334398	See ECN	SYT	Added Lead-Free Product Information		
*E	493543	See ECN	NXR	Added note #1 on page #1 Changed the description of I _{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I _{OS} parameter from DC Electrical Characteristics table Updated Ordering Information Table		
*F	2897691	03/23/2010	RAME	Updated Ordering Information Updated Package Diagrams.		
*G	3057593	10/13/2010	PRAS	Updated Ordering Information and added Ordering Code Definitions.		
*H	3100106	12/02/2010	PRAS	Added Acronyms and Units of Measure. Minor edits and updated in new template.		
*	4146968	10/04/2013	VINI	Updated Package Diagrams: spec 51-85087 – Changed revision from *C to *E. Updated in new template.		
				Completing Sunset Review.		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2001-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.